Samyakkumar Jain (Sam/Sami)
Senior DevOps Engineer | AWS & OCI Cloud Infrastructure Specialist | Embedded Systems Researcher
Connect on LinkedIn
Professional Summary
Senior DevOps Engineer at Infor (Koch Industries) with comprehensive experience in CI/CD automation, infrastructure migration, and cloud security. Specialized in building enterprise-scale automation frameworks across AWS ecosystems, with proven expertise in environment rehydration, security patching, and monitoring solutions.
Research-driven engineer combining professional DevOps excellence with deep technical foundations in Compiler Design, Processor Architecture, FPGA systems, and RISC-V. M.Tech Gold Medalist in Embedded Systems from Nirma University, bringing hands-on research experience in digital design and fault-tolerant architectures to production-grade cloud infrastructure challenges.
4+
Years DevOps
5
Cloud Platforms
9.47
M.Tech CGPA
Technical Expertise
Cloud & Infrastructure
AWS EC2, Redshift, MongoDB Atlas, Redis, F5 Load Balancers, Linux administration, enterprise-scale deployments
DevOps & Automation
Jenkins, GitLab CI/CD, Terraform, Chef, Docker, Kubernetes, Packer, infrastructure-as-code
Security & Monitoring
Qualys, AWS Patch Manager, Sumo Logic, ELK Stack, Grafana, Splunk, compliance automation
Hardware & Systems
Verilog HDL, BlueSpec, FPGA design, RISC-V, processor architecture, embedded systems
Professional Experience
1
Senior DevOps Engineer
Infor (Koch Industries) • Jan 2022 – Jul 2025
Led end-to-end CI/CD pipeline development, infrastructure modernization initiatives, and security automation frameworks. Architected environment rehydration systems and managed complex migrations across AWS ecosystems including EC2, Redshift, and MongoDB Atlas.
  • Designed automation frameworks reducing deployment time by 70%
  • Migrated enterprise monitoring stack from Datadog to Sumo Logic
  • Implemented security patch automation using AWS Patch Manager
  • Built GitLab CI/CD pipelines replacing legacy Jenkins infrastructure
2
Assistant System Engineer
Tata Consultancy Services • Aug 2019 – Oct 2020
Developed telecom domain applications using Java and Spring Boot, managing full software development lifecycle from design through production support. Served as SDL & CMI Lead, coordinating cross-functional teams and ensuring delivery excellence.
  • Built scalable microservices for telecom billing systems
  • Managed production hotfixes and operational support duties
  • Implemented MySQL database optimization strategies
Enterprise Projects Portfolio
Enterprise Platform Migration
Led comprehensive migration of CI/CD and monitoring infrastructure: Jenkins to GitLab, Rapid7 to Qualys, and Datadog to Sumo Logic. Reduced operational costs by 40% while improving reliability and deployment velocity across 50+ microservices.
Security & Compliance Automation
Architected end-to-end automation for vulnerability management using Qualys scans, AWS Patch Manager workflows, and compliance analytics dashboards. Achieved 99.5% patch compliance across 200+ EC2 instances with zero-downtime deployments.
Environment Rehydration System
Developed automated AMI generation and multi-environment rebuild framework supporting SQL and MongoDB migrations. Reduced environment provisioning time from 3 days to 4 hours while ensuring configuration consistency across dev, staging, and production.
Academic Research & Technical Projects
1
Shakti Processor Ecosystem
Developed complete SoC system on Nexys A7 FPGA including Linux kernel porting and firmware API design. Implemented custom peripheral interfaces and optimized boot sequences for RISC-V architecture.
2
Verilog 8051 Soft Core
Enhanced classic 8051 CPU architecture with extended arithmetic operations and custom instruction set modifications. Synthesized and validated on FPGA with 15% performance improvement over baseline.
3
IEEE754 64-bit FPU
Designed and simulated fully compliant double-precision floating-point unit supporting addition, subtraction, multiplication, and division operations with rounding mode support.
4
Tiny Compiler in Python
Built LISP-to-C compiler implementing lexical analysis, parsing, semantic analysis, and code generation. Supports conditionals, loops, functions, and recursive calls with optimization passes.
Education & Certifications
M.Tech Embedded Systems
Nirma University • 2020–2022
Gold Medalist | CGPA 9.47/10.0
Specialized in processor architecture, digital design, and fault-tolerant systems with research focus on RISC-V and FPGA implementations.
B.E. Electronics & Communication
VGEC Chandkheda • 2015–2019
CGPA 7.91/10.0
Active member of SAEINDIA engineering teams, participating in BAJA SAE and Formula Student competitions with focus on electronics systems.
Professional Certifications
  • DevOps Professional Certificate – PagerDuty & LinkedIn
  • Sumo Logic Certified – Cloud Infrastructure Security (2025–2026)
  • Deep Learning Specialization – Coursera
  • Object Oriented Programming in Java – Coursera
  • GCP Big Data & ML Fundamentals – Coursera
  • Oracle Autonomous DB Cloud Specialist – Oracle
Innovation & IoT Projects
IoT Billboard System
AWS-based automated advertisement scheduling platform with real-time content management, analytics dashboard, and remote display control across distributed networks.
EVT Transmission
Engineered continuously variable transmission system for BAJA competition vehicle, improving engine efficiency by 18% and torque delivery across terrain variations.
GPS/NavIC Safety System
Developed speed control and geofencing-based accident prevention system using GPS and NavIC receivers with real-time alerting and automated emergency response protocols.
Leap Motion Interface
Assistive gesture-based computer interaction system enabling hands-free control for accessibility applications using machine learning gesture recognition.
Publications & Recognition
Research Publications
Fault Tolerant ALU in Soft-core Processor
Springer, 2022
Presented novel architecture for arithmetic logic unit with built-in fault detection and recovery mechanisms, achieving 99.9% error detection rate with minimal overhead.
GPS Receiver Accident Prevention System
GTU Research Journal, 2022
Detailed implementation and field testing results of GPS-based safety system demonstrating 35% reduction in speed-related incidents during pilot deployment.
Honors & Awards
Innovate FPGA Design Contest
Semifinalist, 2021–22
Recognized for Shakti RISC-V processor implementation among top international teams.
Cypress Bluetooth 5 IoT Contest
Winner, 2019
First place for innovative IoT billboard management solution using BLE mesh networking.
Leadership & Professional Service
Review Board Member
Medicon Publications • 2023–2024
Reviewed engineering and research submissions across embedded systems, IoT, and digital design domains for peer-reviewed journals, ensuring publication quality and technical rigor.
Editorial Board Member
PriMera Scientific • 2023–2024
Participated in editorial review and selection process for scientific publications, evaluating research methodology and contribution significance in engineering disciplines.
SAEINDIA Member
2016–2021
Actively engaged in collegiate automotive engineering events, competitions, and technical workshops focused on vehicle dynamics and electronic systems integration.
AutoRangers Racing Senior Member
Electronics Head • 2016–2019
Led Data Acquisition Systems development for BAJA SAE competitions, implementing telemetry, sensor integration, and real-time performance monitoring across multiple successful competition seasons.
Made with